Floating Point Coprocessors

Below is a free term papers summary of the paper "Floating Point Coprocessors." If you sign up, you can be reading the rest of this term papers in under two minutes. Registered users should login to view this term paper.

Term Paper Title	Floating Point Coprocessors
# of Words	2746
# of Pages (250 words per page double spaced)	10.98

Floating Point Coprocessors

Floating Point Coprocessors

     The designer of any microprocessor would like to extend its instruction
set almost infinitely but is limited by the quantity of silicon available (not
to mention the problems of testability and complexity). Consequently, a real
microprocessor represents a compromise between what is desirable and what is
acceptable to the majority of the chip's users. For example, the 68020
microprocessor is not optimized for calculations that require a large volume of
scientific (i.e. floating point) calculations. One method to significantly
enhance the performance of such a microprocessor is to add a coprocessor. To
increase the power of a microprocessor, it does not suffice to add a few more
instructions to the instruction set, but it involves adding an auxiliary
processor that works in parallel to the MPU (Micro Processing Unit). A system
involving concurrently operating processors can be very complex, since there
need to be dedicated communication paths between the processors, as well as
software to divide the tasks among them. A practical multiprocessing system
should be as simple as possible and require a minimum overhead in terms of both
hardware and software. There are various techniques of arranging a coprocessor
alongside a microprocessor. One technique is to provide the coprocessor with an
instruction interpreter and program counter. Each instruction fetched from
memory is examined by both the MPU and the coprocessor. If it is a MPU
instruction, the MPU executes it; otherwise the coprocessor executes it. It can
be seen that this solution is feasible, but by no means simple, as it would be
difficult to keep the MPU and coprocessor in step. Another technique is to equip
the microprocessor with a special bus to communicate with the external
coprocessor. Whenever the microprocessor encounters an operation that requires
the intervention of the coprocessor, the special bus provides a dedicated high-
speed communication between the MPU and the coprocessor. Once again, this
solution is not simple. There are more methods of connecting two (or more)
concurrently operating processors, which will be covered in more detail during
the specific discussions of the Intel and Motorola floating point coprocessors.

     Motorola Floating Point Coprocessor (FPC) 68882

     The designers of the 68000-family coprocessors decided to implement
coprocessors that could work with existing and future generations of
microprocessors with m...

This is not the end of the termpaper! Register below to see the complete version of this term paper.

Membership Plans	Credit Card	Check

1 month membership

3 month membership (You Save 50%)

6 month membership (You Save 67%)

Copyright © 2002-2007 Mid Term Papers. All rights reserved. This term papers website is used for research purposes only.
If you have forgotten your username or password, please click here.
If you like to cancel your account, please click here.

1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 - 22